

**REMARKS**

Applicant has carefully reviewed this Application in light of the Office Action mailed April 21, 2006. Claims 1 and 3-5 are pending in this Application. Claims 2, 6 and 7 were previously cancelled without prejudice or disclaimer. Claims 1 and 3-5 stand rejected under 35 U.S.C. § 102(b). Applicant respectfully requests reconsideration and favorable action in this case.

**REJECTIONS UNDER 35 U.S.C. § 102**

Claims 1 and 3-5 stand rejected by the Examiner under 35 U.S.C. § 102(b) as being anticipated by U.S. Patent 4,945,507 issued to Ryuji Ishida et al. ("*Ishida*").

*Ishida* discloses an overflow correction circuit for use in an arithmetic operation circuit. Specifically, *Ishida* discloses an adder 10 whose output 22 can be detected for an overflow condition by detector 34. Depending upon the type of overflow condition, overflow detector 34 then directs the selector to forward one of three values (the maximum value 28, the minimum value 32 or the results of the adder 10) to the accumulator 46.

Claim 1 recites a system comprising "an accumulator, operatively connected to store at least a portion of the result of the added operands or at least a portion of a selected one of pre-determined constants based on control signals," "guard bits, operatively connected to store the remaining portion of the result of the added operands or the remaining portion of the selected one of predetermined constants based on the control signals," and "logic means for comparing most significant bits of the guard bits and most significant bits of the result of the added operands, and for generating the control signals in accordance with the comparison."

Applicant respectfully submits that the cited reference fails to disclose each and every element of Applicant's invention. For example, *Ishida* fails to teach a system for overflow and saturation processing comprising "guard bits, operatively connected to store the *remaining portion* of the result of the added operands or the *remaining portion* of the selected one of predetermined constants based on the control signals," as recited by Claim 1. (emphasis added)

*Ishida* however, teaches a method and system for detecting and correcting overflow in an arithmetic circuit (*see* Abstract) but does not store the result of the overflow. On the other hand in contrast, the present invention contemplates, *inter alia*, not only detection of overflow (*e.g.* overflow logic), but also storing of the overflow (*e.g.* guard bits), and detecting whether such overflow itself overflows (*e.g.* saturation logic). As further illustration, *Ishida* teaches an accumulator 46 that stores the entire 24-bit result of adder 10 or an entire predetermined constant 28 or 32. (*See* Fig. 1). Hence, assuming *arguendo* that another element of the circuit disclosed by *Ishida* can even be considered “guard bits” as contemplated by the present invention, no such element can hold “the remaining portion of the added operands or the remaining portion of the selected one of predetermined constants based on the control signals” as recited in Claim 1. Since *Ishida*’s accumulator stores the entire result of an adder (*See* Fig. 1, adder 10 is a 24-bit adder and accumulator 46 is a 24-bit accumulator), it is logically impossible that there exists a “remaining portion” of the result that is not stored in the accumulator, as contemplated in Claim 1.

In further support of the rejection, the Examiner states:

The examiner respectfully submits that the cited reference discloses either inherently or expressively all the elements in claim 1. Generally, the most significant bit(s) of adder 10 are considered as the guard bit(s), which is stored in flip-flop register 62 in Figure 2 or 6. This portion of the result is used to determine the overflow detection and select the correct result for storing based on the overflow detection.

(Office Action, Page 4). The Examiner only serves to bolster the arguments made above in favor of allowance of Claim 1. To illustrate, the Examiner states that “the most significant bit(s) of adder 10 are considered as the guard bit(s).” (Office Action, Page 4). Assuming *arguendo* that the two most significant bits of adder 10 can be considered guard bits, then *Ishida* fails to teach “logic means for comparing most significant bits of the guard bits *and* most significant bits of the result of the added operands, and for generating the control signals in accordance with the comparison” as recited in Claim 1. (emphasis added) The Examiner alleges that this element is taught by Figure 2 of *Ishida*. However, if the Examiner considered that the most significant bits of the adder 10 (D23 and D22) are guard bits, then the comparison made in Figure 2 does not compare both guard bits *and* the most significant

bits of the adder or accumulator in order to produce a control signal. The Examiner's argument also fails logically, because if *Ishida* teaches comparison of D23 and D22 (which the Examiner considers guard bits) *and* the most significant bits of the adder (D23 and D22), that means *Ishida* would essentially be comparing most significant bits of the adder to themselves.

The Examiner also states that "[t]his portion of the result [the two most significant bits of the adder, D23 and D22] is used to determined the overflow detection and select the correct result for storing base on the overflow detection." (Office Action, Page 4). This statement further bolsters Applicant's earlier argument that unlike *Ishida*, the present invention contemplates, *inter alia*, not only detection of overflow (*e.g.* overflow logic), but also storing of overflow (*e.g.* guard bits), and detecting whether such overflow itself overflows (*e.g.* saturation logic).

For at least these reasons, the cited reference fails to disclose the recited elements and therefore, cannot anticipate Claim 1. Given that Claims 3-5 depend from Claim 1, Applicant respectfully submits that Claims 3-5 are allowable. As such, Applicant respectfully requests that the Examiner withdraw the rejections under 35 U.S.C. § 102(b) and allow Claims 1 and 3-5.


**CONCLUSION**

Applicant appreciates the Examiner's careful review of the Application. Applicant has now made an earnest effort to place this case in condition for allowance in light of the amendments and remarks set forth above. Applicant respectfully requests reconsideration of the rejections and full allowance of Claims 1 and 3-5.

Applicant believes there are no fees due at this time, however, the Commissioner is hereby authorized to charge any fees necessary or credit any overpayment to Deposit Account No. 50-2148 of Baker Botts L.L.P.

If there are any matters concerning this Application that may be cleared up in a telephone conversation, please contact Applicant's attorney at 512.322.2581.

Respectfully submitted,  
BAKER BOTTS L.L.P.  
Attorney for Applicant

A handwritten signature in black ink, appearing to read "Paula D. Heyman", written over the printed name.

Paula D. Heyman  
Reg. No. 48,363

Date: June 14, 2006

**SEND CORRESPONDENCE TO:**

**BAKER BOTTS L.L.P.**

**CUSTOMER ACCOUNT NO. 31625**

**512.322.2581**

**512.322.8383 (fax)**